





FIG. 1



2 / 24

FIG. 2



3 / 24

FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C






FIG. 5D



5 / 24

FIG. 6



6 / 24

FIG. 7A

ZERO OFFSET
 SAME "1/0" RATIO
 AC COUPLED INPUT




FIG. 7B

ZERO OFFSET
 AC COUPLED INPUT




FIG. 7C

ZERO OFFSET
 AC COUPLED INPUT





FIG. 8



8 / 24

FIG. 9






FIG. 10



10 / 24

FIG. 11



11 / 24

FIG. 12A

ZERO OFFSET
 $I_b \doteq I_{th} (I_b > I_{th})$




FIG. 12B

MINUS OFFSET
 $I_b > I_{th}$




FIG. 12C

PLUS OFFSET
 $I_b > I_{th}$ (LOW VR CASE)




FIG. 12D

PLUS OFFSET
 $I_b = 0$ (HIGH VR CASE)




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20






FIG. 21



21 / 24

FIG. 22



22 / 24

FIG. 23A




FIG. 23B




FIG. 23C





FIG. 23D



23 / 24

FIG. 24A




FIG. 24B




FIG. 24C





FIG. 25



24 / 24

FIG. 26




FIG. 27

